A PU board of QCDPAX
There are 3 square LSIs on the middle of the PU board. They are a CPU, an FPU controller, and an FPU from bottom to up. The FPU controller is fablicated by the Gate Array. A PU board includes 2MB of high speed SRAM and 4MB of DRAM memories.