## Low power & High performance


## On-Chip Memory Processor with Arithmetic Accelerators

## Processor Design

## Overview

We adapt arithmetic accelerators to on-chip memory processor, which is expected to improve power performance.

- On-chip memory
  - It assumes **SCIMA** processor
  - It is shared with processor cores
- Arithmetic accelerator
  - Higher performance/energy
- SIMD-type or Vector-Type
- Multi-core processor
  - A core includes an arithmetic accelerator, a scalar core and L1-I&D caches



#### Main Memory

## SCIMA: Our On-Chip Memory Architecture

### Advantage of SCIMA:

Software Controlled Integrated Memory Architecture

#### Performance Improvement


- full exploitation of data locality without cache pollution
- flexible granularity of data transfers from/to off-chip memory

#### **Dynamic Power Reduction**


- by reduced off-chip access

#### Static Power Reduction

 identification and Vdd gating of unnecessary on-chip memory area




## Arithmetic Accelerators



# SIMD-type accelerator


	4	Fused Multiply-Ac	lder	1	6	
28 re 1elem		Register	S	2 reg 8elen		
Y	'es	Inter-eleme Calculation		N	lo	
8	MB	On-Chip Memory		8 1	ИΒ	
2.0	GHz	Core clo	ck	2.0	GHz	


Vector-type accelerator



## Performance Simulation Results

## Matrix multiplication (N=1728^2)





Each type of the On-Chip Memory Processor with Arithmetic Accelerators achieves good performance and scalability. However, the vector-type has advantage on EDP per FMA. We need further simulations of various applications, some of which take advantages of SIMD-type's feature.

This research is a part of the project "Low-Power and High-Speed device, Circuit and Logic for Next Generation Supercomputer Systems" by Hitachi Ltd, University of Tokyo and University of Tsukuba, funded by MEXT Leading projects on "Elemental Supercomputing technology" in "R&D to build future IT infrastructure".